SFF Committee documentation may be purchased in electronic form.
SFF specifications are available at ftp://ftp.seagate.com/sff

SFF Committee

SFF-8636

Specification for

Common Management Interface

Rev 1.7 January 24, 2014

Secretariat: SFF Committee

Abstract: This specification defines a common management interface for transceiver modules and shielded cable assemblies. Physical layer and mechanical details of the connector interface are outside the scope of this document.

This specification provides a common reference for systems manufacturers, system integrators, and suppliers. This is an internal working specification of the SFF Committee, an industry ad hoc group.

This specification is made available for public review, and written comments are solicited from readers. Comments received by the members will be considered for inclusion in future revisions of this specification.

Support: This specification is supported by the identified member companies of the SFF Committee.

POINTS OF CONTACT:

Barry Olawsky
Hewlett Packard
11445 Compaq Center Drive West
Houston, TX 77070

Ph: 281-514-8624
barry.olawsky@hp.com

I. Dal Allan
Chairman SFF Committee
14426 Black Walnut Court
Saratoga CA 95070

Ph: 408-867-6630
endlcom@acm.org

EXPRESSION OF SUPPORT BY MANUFACTURERS

The following member companies of the SFF Committee voted in favor of this industry specification.

Amphenol
EMC
ENDL
ETRI
FCI
Hewlett Packard
IBM
LSI
Molex
Sandisk
Seagate
Siemon
TE Connectivity
Toshiba

The following member companies of the SFF Committee voted to abstain on this industry specification.

Cinch
Dell Computer
Emulex
Finisar
Foxconn
HGST
ICT-Lanto
Intel
JDS Uniphase
NetApp
Oclaro
QLogic
Sumitomo
Sun Microsystems
Volex
Western Digital
Yamaichi

The user's attention is called to the possibility that implementation to this Specification may require use of an invention covered by patent rights. By distribution of this specification, no position is taken with respect to the validity of a claim or claims or of any patent rights in connection therewith. Members of the SFF Committee which advise that a patent exists are required to provide a statement of willingness to grant a license under these rights on reasonable and non-discriminatory terms and conditions to applicants desiring to obtain such a license.

Update History:
Rev 0.9
- Clarified wording in 6.2.2
Rev 1.0
- Added missing reservation entries (bytes 133, 134, 220). Modified bit entry labels (bytes 93 and 136).
Rev 1.2
- Editorial: Formatted Word controls to improve pagination breaks and comply with style guide.

Rev 1.3
- Table 20 Identifier Values and Table 24 Encoding Values modified to point to SFF-8024 as the reference for later values and codes.
Rev 1.4
- Added Revision Compliance Byte. Changed bytes 1, 131, 138, 146, 164, 188, and 189 to comply with latest SFF-8436 map. Added 12 Gbps SAS bit in byte 133. Various grammatical changes made.
Rev 1.5
- Added functionality for QSFP28 (4x25G, 4x28G) transceivers per the requirements of 100GE, EDR Infiniband and 128GFC Fibre Channel. Tables 7, 8, 10, 12, 13, 17, 19, 20, 21, 23, 29, 29A, 32A, 36, 37, 41 and section 6.2.5, 6.3.6, 6.3.12, 6.3.27.
Rev 1.6
- Abstract and Scope corrected to include transceiver modules as well as shielded cables as intended applications.
Rev 1.7
- Editorial: Expanded 2.1 to include specifications referenced in the body. Near-invisible superscripts were modified to be visible text and cross-references made dynamic.
- Reference to SFF-8078 in Table 13 Control Function Bytes corrected to SFF-8079.
- Table 20 Identifier Values and Table 24 Encoding Values which had been retained in the text for information were removed.
- Table 23 Specification Compliance and Table 29A Extended Ethernet Compliance Codes tables were moved to SFF-8024.

Foreword

The development work on this specification was done by the SFF Committee, an industry group. The membership of the committee since its formation in August 1990 has included a mix of companies which are leaders across the industry.

When 2 1/2" diameter disk drives were introduced, there was no commonality on external dimensions e.g. physical size, mounting locations, connector type, and connector location, between vendors.

The first use of these disk drives was in specific applications such as laptop portable computers and system integrators worked individually with vendors to develop the packaging. The result was wide diversity, and incompatibility.

The problems faced by integrators, device suppliers, and component suppliers led to the formation of the SFF Committee as an industry ad hoc group to address the marketing and engineering considerations of the emerging new technology.

During the development of the form factor definitions, other activities were suggested because participants in the SFF Committee faced more problems than the physical form factors of disk drives. In November 1992, the charter was expanded to address any issues of general interest and concern to the storage industry. The SFF Committee became a forum for resolving industry issues that are either not addressed by the standards process or need an immediate solution.

Those companies which have agreed to support a specification are identified in the first pages of each SFF Specification. Industry consensus is not an essential requirement to publish an SFF Specification because it is recognized that in an emerging product area, there is room for more than one approach. By making the documentation on competing proposals available, an integrator can examine the alternatives available and select the product that is felt to be most suitable.

SFF Committee meetings are held during T10 weeks (see www.t10.org), and Specific Subject Working Groups are held at the convenience of the participants. Material presented at SFF Committee meetings becomes public domain, and there are no restrictions on the open mailing of material presented at committee meetings.

Most of the specifications developed by the SFF Committee have either been incorporated into standards or adopted as standards by EIA (Electronic Industries Association), ANSI (American National Standards Institute) and IEC (International Electrotechnical Commission).

If you are interested in participating or wish to follow the activities of the SFF Committee, the signup for membership and/or documentation can be found at:

www.sffcommittee.com/ie/join.html

The complete list of SFF Specifications which have been completed or are currently being worked on by the SFF Committee can be found at:

ftp://ftp.seagate.com/sff/SFF-8000.TXT

If you wish to know more about the SFF Committee, the principles which guide the activities can be found at:

ftp://ftp.seagate.com/sff/SFF-8032.TXT

Suggestions for improvement of this specification will be welcome. They should be sent to the SFF Committee, 14426 Black Walnut Ct, Saratoga, CA 95070.

TABLE OF CONTENTS

1 Scope 8
2 References 8
2.1 Industry Documents 8
2.2 SFF Specifications 8
2.3 Sources 8
2.4 Conventions 9
3 Definitions 9
3.1 Fixed versus Free 9
3.1.1 Fixed 9
3.1.2 Free 9
3.2 Passive Cable 10
3.3 Active Cable 10
4 General Description 10
4.1 Fixed-to-Free Side Block Diagram 11
4.2 Signal Definition 11
4.2.1 SCL 11
4.2.2 SDA 11
4.2.3 Other Physical Layer Signals 11
4.3 Physical Cable Assembly Implementation 12
4.3.1 Direct Attach 12
4.3.2 Separable 12
4.3.3 Management Interface Scope 13
5 Two-Wire Bus Interface 13
5.1 Signal Interface 13
5.2 Two-Wire Bus Protocol 13
5.2.1 Operational States and State Transition 13
5.2.2 Reset (Management Interface Only) 14
5.2.3 Format 14
5.3 Read/Write Operations 15
5.3.1 Slave Memory Address Counter (Read and Write Operations) 15
5.3.2 Write Operations (BYTE Write) 15
5.3.3 Write Operations (Sequential Write) 15
5.3.4 Write Operations (Acknowledge Polling) 16
5.3.5 Read Operations (Current Address Read) 16
5.3.6 Read Operations (Random Read) 17
5.3.7 Read Operations (Sequential Read) 18
5.4 Two-Wire Interface Timing 19
5.4.1 Timing Diagram 19
5.4.2 Timing Parameters 19
5.5 Write Operation Restrictions 20
6 Memory Map 20
6.1 Overview 20
6.1.1 Required Versus Optional Functionality 22
6.2 Lower Page 00 22
6.2.1 Identifier 22
6.2.2 Status Indicators 23
6.2.3 Interrupt Flags 23
6.2.4 Free Side Device Monitors 27
6.2.5 Channel Monitors 27
6.2.6 Control Functions 29
6.2.7 Rate Select 30
6.2.8 Free Side Device Indicators and Channel Masks 31
6.2.9 Free Side Device Properties 33
6.2.10 Password Entry and Change 33
6.2.11 Page Select 34
6.3 Upper Memory Map Page 00h 34
6.3.1 Identifier 36
6.3.2 Extended Identifier 36
6.3.3 Connector Type 36
6.3.4 Specification Compliance 37
6.3.5 Encoding 37

6.3.6 Nominal Bit Rate 37
6.3.7 Extended RateSelect Compliance 37
6.3.8 Length (Standard SM Fibre) -km 37
6.3.9 Length (OM3) 37
6.3.10 Length (OM2) 38
6.3.11 Length (OM1) 38
6.3.12 Length: Cable Assembly (Passive or active)or Optical Fiber (OM4) 38
6.3.13 Device Technology 38
6.3.14 Vendor Name 39
6.3.15 Extended Module Codes 39
6.3.16 Vendor Organizationally Unique Identifier Field 39
6.3.17 Vendor Part Number 39
6.3.18 Vendor Revision Number 39
6.3.19 Wavelength or Copper Cable Attenuation 40
6.3.20 Wavelength Tolerance 40
6.3.21 Maximum Case Temperature 40
6.3.22 CC_BASE 40
6.3.23 Options 41
6.3.24 Vendor Serial Number 41
6.3.25 Date Code 42
6.3.26 Diagnostic Monitoring Type 42
6.3.27 Enhanced Options 42
6.3.28 Check Code Extension 43
6.3.29 Vendor Specific 43
6.4 Upper Page 01h..... 43
6.5 Upper Page 02h..... 43
6.6 Upper Page 03h..... 44
6.6.1 Free Side Device and Channel Thresholds 44
6.6.2 Optional Channel Controls 45
6.6.3 Channel Monitor Masks 47

FIGURES

Figure 1 - Hierarchy of Interface Specifications (Example) 8
Figure 2 - Common Management Interface Block Diagram 11
Figure 3 - Direct Attach Cable Assembly Implementation 12
Figure 4 - Separable Cable Assembly Implementation 12
Figure 5 - Management Interface Scope 13
Figure 6 - Write Byte Operation 15
Figure 7 - Sequential Write Operation 16
Figure 8 - Current Address Read 17
Figure 9 - Random Read 17
Figure 10 - Sequential Address Read Starting at Current Address 18
Figure 11 - Sequential Address Read Starting with Random Read 18
Figure 12 - Timing Diagram 19
Figure 13 - Common Memory Map 21

TABLES

Table 1 - Management Interface timing parameters 19
Table 2 - Non-Volatile Memory Specification 19
Table 3 - Single Byte Writable Memory Block 20
Table 4 - Multiple Byte Writable Memory Block 20
Table 5 - Lower Page 00 22
Table 6 - Status Indicators 23
Table 7 - Revision Compliance (Address 1) 23
Table 8 - Channel Status Interrupt Flags 24
Table 9 - Free Side Monitor Interrupt Flags for Alarms and Warnings 24
Table 10 - Channel Monitor Interrupt Flags 25
Table 11 - Free Side Monitoring Values 27
Table 12 - Channel Monitoring Values 28
Table 13 - Control Function Bytes 29

Table 14 - xN_Rate_Select with Extended Rate Selection 31
Table 15 - Application Select (bytes 89 to 92, bytes 94 to 97) 31
Table 16 - Control Mode Definition 31
Table 17 - Hardware Interrupt Pin Masking Bits 32
Table 18 - Free Side Device Properties 33
Table 19 - Serial ID: Data Fields 34
Table 20 - *** Placeholder to Retain Numbering of Rev 1.5 36
Table 21 - Extended Identifier Values (Address 129) 36
Table 22 - Connector Type (Address 130) 36
Table 23 - *** Placeholder to Retain Numbering of Rev 1.5 37
Table 24 - *** Placeholder to Retain Numbering of Rev 1.5 37
Table 25 - Extended Rate Select Compliance Tag Assignment (Address 141) 37
Table 26 - Device Technology Description (Address 147) 38
Table 27 - Transmitter Technology (Address 147, bits 7-4) 39
Table 28 - Extended Module Code Values (Address 164) 39
Table 29 - Option Values (Address 192-195) 41
Table 30 - Date Codes (Address 212-219) 42
Table 31 - Diagnostic Monitoring Type (Address 220) 42
Table 32 - Enhanced Options (Address 221) 42
Table 33 - Application Select Table (Page 01) 43
Table 34 - Application Code Structure 43
Table 35 - Upper Page 03h Memory Map 44
Table 36 - Free Side Device and Channel Thresholds 44
Table 37 - Optional Channel Controls 45
Table 38 - Output Amplitude Control (address 238-239) 46
Table 39 - Input Equalization (address 234-235) 46
Table 40 - Output de-emphasis Control (address 236-237) 47
Table 41 - Channel Monitor Masks 47

SFF Committee --

Common Management Interface

1 Scope

This specification defines a common non-volatile memory map and protocol utilized for transceiver modules and managed external cable interface implementations. Physical layer and mechanical details of the interface are outside the scope of this document. Memory map details and communication protocol used to transfer the information are described within this document. This approach facilitates a common memory map and management interface for applications with different mechanical, physical layer and otherwise different implementations. For example, SFF-8449 defines a four channel solution which documents the management interface physical layer, references SFF-8636 to ensure compatibility with the common memory map and protocol.



FIGURE 1 - HIERARCHY OF INTERFACE SPECIFICATIONS (EXAMPLE)

2 References

The SFF Committee activities support the requirements of the storage industry, and it is involved with several standards.

2.1 Industry Documents

The following interface standards and specifications are relevant to this Specification.

- SFF-8024 SFF Committee Cross Reference to Industry Products
- INF-8074 SFP (Small Formfactor Pluggable) 1 Gb/s Transceiver
- SFF-8079 SFP Rate and Application Selection
- SFF-8431 SFP+
- SFF-8449 Shielded Cables Management Interface for SAS
- SFF-8472 Diagnostic Monitoring Interface for Optical Transceivers

2.2 SFF Specifications

There are several projects active within the SFF Committee. The complete list of specifications which have been completed or are still being worked on are listed in the specification at ftp://ftp.seagate.com/sff/SFF-8000.TXT

2.3 Sources

Those who join the SFF Committee as an Observer or Member receive electronic copies of the minutes and SFF specifications (http://www.sffcommittee.com/ie/join.html).

Copies of ANSI standards may be purchased from the Inter-National Committee for Information Technology Standards (http://www.techstreet.com/incitsgate.tmpl).

2.4 Conventions

The American convention of numbering is used (i.e., a comma separates the thousands and higher multiples, and a period is used as the decimal point). This is equivalent to the ISO/IEC convention of a space and comma.

English	French	ISO
0.6	0,6	0.6
1,000	1 000	1 000
1,323,462.9	1 323 462,9	1 323 462.9

Units and abbreviations used in this standard:

Addr	byte address (i.e., byte 10 of memory map)
C	degrees Celsius (thermal unit)
dB	decibel (base 10 logarithmic unit)
dBm	decibels above one milliwatt (i.e., 10dBm)
Gbps	gigabits per second (i.e., 10e9 bits per second)
GHz	gigahertz (i.e., 10e9 cycles per second)
h	hexadecimal (suffix to preceding hexadecimal based number)
Hz	hertz (i.e., cycles per second)
kHz	kilohertz (i.e., 10e3 cycles per second)
km	kilometer (i.e., 10e3 meters)
uA	microampere (i.e., 10e-6 amperes)
us	microsecond (i.e., 10e-6 seconds)
m	meter (unit of length)
mA	milliampere (i.e., 10e-3 amperes)
MBps	megabytes per second (i.e., 10e6 bytes per second)
Mbps	megabits per second (i.e., 10e6 bits per second)
MHz	megahertz (i.e., 10e6 cycles per second)
ms	millisecond (i.e., 10e-3 seconds)
mV	millivolt (i.e., 10e-3 volts)
ns	nanosecond (i.e., 10e-9 seconds)
nm	nanometer (i.e., 10e-9 meters)
P-P	peak-to-peak
ps	pico-second (i.e., 10e-12 seconds)
s	second (unit of time)
um	micrometer (i.e., 10e-6 meters)
us	microsecond (i.e., 10e-6 seconds)
uV	microvolt (i.e., 10e-6 volts)
V	volt (unit of electrical potential)
W	watt (unit of electrical power)
mW	milli-watt (i.e., 10e-3 watts)
uW	micro-watt (i.e., 10e-6 watts)

3 Definitions

3.1 Fixed versus Free

3.1.1 Fixed

The terminology "fixed" is used to describe the gender of the mating side of the connector that accepts its mate upon mating. This gender is frequently, but not always, associated with the common terminology "receptacle". Other terms commonly used are "female" and "socket connector". The term "fixed" is adopted from EIA standard terminology as the gender that most commonly exists on the fixed end of a connection, for example, on the board or bulkhead side.

3.1.2 Free

The terminology "free" is used to describe the gender of the mating side of the connector that penetrates its mate upon mating. This gender is frequently, but not always, associated with the common terminology "plug". Other terms commonly used are "male" and "pin connector". The term "free" is adopted from EIA standard

terminology as the gender that most commonly exists on the free end of a connection, for example, on the cable side.

3.2 Passive Cable

In this standard, a passive cable only requires power to operate the management interface circuitry.

3.3 Active Cable

In this standard, an active cable requires power for circuitry that is integral to any of the TX/RX high speed serial channels supported by the cable. In addition, the active cable requires power to operate the management interface.

4 General Description

The common management interface provides a method for the fixed side to determine the characteristics and status of the free side. In some implementations, the interface also provides a mechanism to control the operation of the free side circuitry. For the case where the free side is a cable, the fixed side can determine if the cable is passive, active copper, or active optical. Parameters such as supplier, part number, propagation delay and loss (for passive cables) can also be determined.

4.1 Fixed-to-Free Side Block Diagram

Note the limitations in scope of SFF-8636 in the fixed-to-free side management interface.



FIGURE 2 - COMMON MANAGEMENT INTERFACE BLOCK DIAGRAM

4.2 Signal Definition

The two-wire management interface shall include the following physical layer signals.

4.2.1 SCL

Two-wire interface clock.

4.2.2 SDA

Two-wire interface data.

4.2.3 Other Physical Layer Signals

Additional physical layer signals such as power, module present, interrupt, reset

and low-power mode may be implemented but are beyond the scope of SFF-8636. Memory map parameters may reference physical layer signals other than SCL and SDA to reserve space but the all other details are beyond the scope of this specification.

4.3 Physical Cable Assembly Implementation

4.3.1 Direct Attach

The interconnect implementation may be a direct attach passive, active copper or optical cable interconnect.



FIGURE 3 - DIRECT ATTACH CABLE ASSEMBLY IMPLEMENTATION

4.3.2 Separable

In a separable active copper and/or optical cable interconnect implementation, the mechanical, high speed electrical and optical design details of the separable portion are outside the scope of this specification. Only the management interface between the fixed and free side are within the scope of this document.



FIGURE 4 - SEPARABLE CABLE ASSEMBLY IMPLEMENTATION

4.3.3 Management Interface Scope

The scope of the management and active cable power interfaces is limited. Note that management and power interfaces do not extend from one free side end of the cable to the other.



FIGURE 5 - MANAGEMENT INTERFACE SCOPE

5 Two-Wire Bus Interface

5.1 Signal Interface

The 2-wire serial interface shall consist of a master and slave. The fixed side shall be the master and the free side shall be the slave. Control and data are transferred serially. The master shall initiate all data transfers. Data can be transferred from the master to the slave and from the slave to the master. The 2-wire interface shall consist of clock (SCL) and data (SDA) signals.

The master utilizes SCL to clock data and control information on the 2-wire bus. The master and slave shall latch the state of SDA on the positive transitioning edge of SCL.

The SDA signal is bi-directional. During data transfer, the SDA signal shall transition when SCL is low. A transition on the SDA signal while SCL is high shall indicate a stop or start condition.

5.2 Two-Wire Bus Protocol

5.2.1 Operational States and State Transition

5.2.1.1 Start

A high-to-low transition of SDA with SCL high is a START condition. All two-wire bus operations shall begin with a START condition.

5.2.1.2 Stop

A low-to-high transition of SDA with SCL high is a STOP condition. All two-wire bus operations shall end with a STOP condition

5.2.1.3 Acknowledge

After sending each 8-bit word, the side driving the two-wire bus releases the SDA line for one bit time, during which the monitoring side of the two-wire bus is allowed to pull SDA low (zero) to acknowledge (ACK) that it has received each word. Write data operations shall be acknowledged by the slave for all bytes. Read data operations shall be acknowledged by the master for all but the final byte read, for which the master shall respond with a non-acknowledge (NACK) by permitting SDA to remain high and followed by a STOP.

5.2.1.4 Clock Stretching

To extend the transfer the slave asserts clock low. This can be used by the slave to delay completion of the operation.

5.2.2 Reset (Management Interface Only)

5.2.2.1 Power On Reset

The interface shall enter a reset state upon loss of power. After power is returned, the interface shall transition from the reset state within a time period that is beyond the scope of this document.

5.2.2.2 Protocol Reset

Synchronization issues may cause the master and slave state machines to disagree on the specific bit location currently being transferred, the type of operation or even if an operation is in progress. The two-wire interface protocol has no explicitly defined reset mechanism. The following procedure may force completion of the current operation and cause the slave to release SDA.

a) The master shall provide up to nine SCL clock cycle (drive low, then high) to the slave
b) The master shall monitor SDA while SCL is high on each cycle.
c) If the slave releases SDA, it will be high and the master shall initiate a STOP operation
d) If SDA remains low after a full nine clock cycles the protocol reset has failed

5.2.2.3 Reset Signal

Some implementations may include a reset pin. If provided, upon assertion of the reset pin the free side shall transition to the reset state. The delay for the state transition is beyond the scope of this document.

5.2.3 Format

5.2.3.1 Control

After the start condition, the first 8-bit word of a two-wire bus operation shall consist of a seven bit '1010000' followed by a read/write control bit.

1	0	1	0	0	0	0	R/W
MSB							LSB

The least significant bit indicates if the operation is a data read or write. A read operation is performed if this bit is high and a write operation is executed if this bit is set low. Upon completion of the control word transmission the slave shall assert the SDA signal low to acknowledge delivery (ACK) of the control/address word.

5.2.3.2 Address and Data

Following the read/write control bit, addresses and data words are transmitted in 8-bit words. Data is transferred with the most significant bit (MSB) first.

5.3 Read/Write Operations

5.3.1 Slave Memory Address Counter (Read and Write Operations)

All 2-wire slaves maintain an internal data word address counter containing the last address accessed during the latest read or write operation, incremented by one. The address counter is incremented whenever a data word is received or sent by the slave. This address remains valid between operations as long as power to the slave is maintained. Upon loss of power to or reset of the free side device, the slave address counter contents may be indeterminate. The address roll-over during read and writes operations is from the last byte of the 128-byte memory page to the first byte of the same page.

5.3.2 Write Operations (BYTE Write)

A write operation requires an 8-bit data word address following the device address write word (10100000) and acknowledgement. Upon receipt of this address, the slave shall again respond with a zero (ACK) to acknowledge and then clock in the first 8-bit data word. Following the receipt of the 8-bit data word, the slave shall output a zero (ACK) and the master must terminate the write sequence with a STOP condition for the write cycle to begin. If a START condition is sent in place of a STOP condition (i.e. a repeated START per the 2-wire interface specification) the write is aborted and the data received during that operation is discarded. Upon receipt of the proper STOP condition, the slave enters an internally timed write cycle, tWR, to internal memory. The slave disables its management interface input during this write cycle and shall not respond or acknowledge subsequent commands until the internal memory write is complete.

Note that 2-wire interface 'Combined Format' using repeated START conditions is not supported on write commands.

		CONTROL WORD									BYTE OFFSET ADDRESS								DATA WORD (*i*)									
MASTER	START	MSB						LSB	WRITE		MSB							LSB		MSB							LSB		STOP
		1	0	1	0	0	0	0	0	0	X	X	X	X	X	X	X	X	0	X	X	X	X	X	X	X	X	0	
SLAVE										ACK									ACK									ACK	

FIGURE 6 - WRITE BYTE OPERATION

5.3.3 Write Operations (Sequential Write)

The 2-wire slave shall support up to a 4 sequential byte write without repeatedly sending slave address and memory address information. A sequential write is initiated the same way as a single byte write, but the host master does not send a stop condition after the first word is clocked in. Instead, after the slave acknowledges receipt of the first data word, the master can transmit up to three

more data words. The slave shall send an acknowledge after each data word received. The master must terminate the sequential write sequence with a STOP condition or the write operation shall be aborted and data discarded. Note that 2-wire interface 'combined format' using repeated START conditions is not supported on write commands.



FIGURE 7 - SEQUENTIAL WRITE OPERATION

5.3.4 Write Operations (Acknowledge Polling)

Once the slave internally timed write cycle has begun (and inputs are being ignored on the bus) acknowledge polling can be used to determine when the write operation is complete. This involves sending a START condition followed by the device address word. Only if the internal write cycle is complete shall the slave respond with an acknowledge to subsequent commands, indicating read or write operations can continue.

5.3.5 Read Operations (Current Address Read)

A current address read operation requires only the slave address read word (10100001) be sent. Once acknowledged by the slave, the current address data word is serially clocked out. The transfer is terminated when the master responds with a NACK and a STOP instead of an acknowledge.

		CONTROL WORD																		
MASTER	START	MSB						LSB	READ										NACK	STOP
		1	0	1	0	0	0	0	1	0	X	X	X	X	X	X	X	X	1	
SLAVE										ACK	MSB							LSB		
											DATA WORD (*i*)									

FIGURE 8 - CURRENT ADDRESS READ

5.3.6 Read Operations (Random Read)

A random read operation requires a dummy write operation to load in the target byte address. This is accomplished by the following sequence: The target 8-bit data word address is sent following the device address write word (10100000) and acknowledged by the slave. The master then generates another START condition (aborting the dummy write without incrementing the counter) and a current address read by sending a device read address (10100001). The slave acknowledges the device address and serially clocks out the requested data word. The transfer is terminated when the master responds with a NACK and a STOP instead of an acknowledge.

		CONTROL WORD									BYTE OFFSET ADDRESS										CONTROL WORD																		
MASTER	START	MSB						LSB	WRITE		MSB							LSB		START	MSB						LSB	READ										NACK	STOP
		1	0	1	0	0	0	0	0	0	X	X	X	X	X	X	X	X	0		1	0	1	0	0	0	0	1	0	X	X	X	X	X	X	X	X	1	
SLAVE										ACK									ACK										ACK	MSB							LSB		
																														DATA WORD (*i*)									

FIGURE 9 - RANDOM READ

5.3.7 Read Operations (Sequential Read)

Sequential reads are initiated by either a current address read or a random address read. To specify a sequential read, the master responds with an acknowledge (instead of a STOP) after each data word. As long as the slave receives an acknowledge, it shall serially clock out sequential data words. The transfer is terminated when the master responds with a NACK and a STOP instead of an acknowledge.



FIGURE 10 - SEQUENTIAL ADDRESS READ STARTING AT CURRENT ADDRESS



FIGURE 11 - SEQUENTIAL ADDRESS READ STARTING WITH RANDOM READ

5.4 Two-Wire Interface Timing

5.4.1 Timing Diagram



FIGURE 12 - TIMING DIAGRAM

5.4.2 Timing Parameters

TABLE 1 - MANAGEMENT INTERFACE TIMING PARAMETERS

Parameter	Symbol	Min	Max	Unit	Conditions
Clock Frequency	fSCL	0	400	kHz	
Clock Pulse Width Low	tLOW	1.3		us	
Clock Pulse Width High	tHIGH	0.6		us	
Time bus free before new transmission can start	tBUF	20		us	Between STOP and START and between ACK and ReStart
START Hold Time	tHD.STA	0.6		us	
START Set-up Time	tSU.STA	0.6		us	
Data In Hold Time	tHD.DAT	0		us	
Data in Set-up Time	tSU.DAT	0.1		us	
Input Rise Time (400 kHz)	tR.400		300	ns	From (VIL,MAX-0.15) to (VIH, MIN +0.15)
Input Fall Time (400 kHz)	tF.400		300	ns	From (VIH,MIN + 0.15) to (VIL,MAX - 0.15)
STOP Set-up Time	tSU.STO	0.6		us	
Serial Interface Clock Holdoff (Clock Stretching)	T_clock_hold		500	us	Maximum time the slave may hold the SCL line low before continuing with a read or write operation

TABLE 2 - NON-VOLATILE MEMORY SPECIFICATION

Parameter	Symbol	Min	Max	Unit	Conditions
Complete Single or Sequential Write	tWP		40	ms	Complete (up to) 4 Byte Write
Endurance (Write Cycles)		50,000		cycles	70 ^{0} C

5.5 Write Operation Restrictions

The following locations shall be written with single byte write operations.

TABLE 3 - SINGLE BYTE WRITABLE MEMORY BLOCK

Page	Address	Volatile or Nonvolatile	Description
A0h	86	Volatile	Control register
A0h	87	Volatile	Rx Rate select register
A0h	88	Volatile	Tx Rate select register
A0h	127	Volatile	Page Select Byte

The following locations may be written with multi-byte write operations.

TABLE 4 - MULTIPLE BYTE WRITABLE MEMORY BLOCK

Address	# Bytes	Volatile or Nonvolatile	Description
89-92	4	Volatile	Application select per channel
100-106	7	Volatile	Module Mask
119-122	4	Volatile	Password Change Entry Area (Optional)
123-126	4	Volatile	Password Entry Area (Optional)
128-255	128	Non-Volatile	User Writable memory - Page 02h
226-241	16	Volatile	Vendor Specific Channel Controls - Page 03h
242-253	12	Volatile	Channel Monitor Masks - Page 03h

6 Memory Map

6.1 Overview

The common memory map for managed external cable interfaces is utilized for serial ID, digital monitoring and control functions.

The map is arranged into a single lower page address space of 128 bytes and multiple upper address pages. This structure permits timely access to addresses in the lower page such as interrupt flags and monitors. Less time critical entries such as serial ID information and threshold settings are available with the page select function. Data used for interrupt handling is located in lower page 00 to enable single block read operations for time critical data.

Upper pages 01 and 02 are optional. Upper page 01 allows implementation of application select table while upper page 02 provides a user read/write space. Implementation of these two pages is optional. Lower and upper page 00 are always implemented. Page 03 is required if byte 2, bit 2 in the lower page is low.



FIGURE 13 - COMMON MEMORY MAP

Note: Unless specifically noted, all informative ID fields must contain accurate data. Using a value of 0 to indicate a field is unspecified (as is common in the SFP definition) is not permitted. Reserved memory locations are to be filled with logic zeros in all bit locations for reserved bytes, and in reserved bit locations for partially specified byte locations as described in this paragraph.

6.1.1 Required Versus Optional Functionality

The memory map tables contained within this section include columns for passive cable applications (PC), active cable applications (AC), active optical cable applications (AO) and separable module applications (SM). Depending on the application, some common memory map parameters are optional. In each column, one of three options are specified: required (R), optional (O) or conditional upon another parameter which is optional (C).

6.2 Lower Page 00

The lower 128 bytes of page 00 are used to access a variety of measurement, diagnostic and control functions. In addition, a mechanism to select upper memory map pages is provided. This portion of the address space is always directly addressable and thus is chosen for monitoring and control functions that may need to be repeatedly accessed.

TABLE 5 - LOWER PAGE 00

Address	Description	Type	PC	AC	AO	SM
0	Identifier	Read-Only	R	R	R	R
1-2	Status	Read-Only	See Table 6			
3-21	Interrupt Flags	Read-Only	See Table 8, Table 9 and Table 10			
22-33	Free Side Monitors	Read-Only	See Table 11			
34-81	Channel Monitors	Read-Only	See Table 12			
82-85	Reserved	Read-Only	-			
86-97	Control	Read/Write	See Table 13			
98-99	Reserved	Read/Write	-			
100-106	Module and Channel Masks	Read/Write	See Table 17			
107	Reserved	Read/Write	-			
108-111	Free Side Device Properties	Read-Only	See Table 18			
112-118	Reserved	Read/Write	-			
119-122	Password Change Entry Area	Read/Write	O	O	O	O
123-126	Password Entry Area	Read/Write	O	O	O	O
127	Page Select Byte	Read/Write	R	R	R	R

6.2.1 Identifier

Byte 0 located in lower page 00 and byte 128 located in upper page 00 shall contain the same parameter values. See byte 128 for parameter description.

6.2.2 Status Indicators

TABLE 6 - STATUS INDICATORS

Addrs	Bit	Name	Description	PC	AC	AO	SM
1	All	Revision Compliance		R	R	R	R
2	7	Reserved		-	-	-	-
	6	Reserved		-	-	-	-
	5	Reserved		-	-	-	-
	4	Reserved		-	-	-	-
	3	Reserved		-	-	-	-
	2	Flat_mem	Upper memory flat or paged. Flat memory: 0= paging, 1= page 0 only	R	R	R	R
	1	IntL	Digital state of the IntL Interrupt output pin (if pin supported)	O	O	O	R
	0	Data_Not_Ready	Indicates free-side has not yet achieved power up and monitor data is not ready. Bit remains high until data is ready to be read at which time the device sets the bit low.	R	R	R	R

TABLE 7 - REVISION COMPLIANCE (ADDRESS 1)

Value	Description of Memory Map Version
00h	Revision not specified
01h	SFF-8436 Rev 4.7 or earlier
02h	Includes functionality described in revision 4.7 or earlier of SFF-8436, except that this byte and bytes 186-189 are as defined in this document
03h	SFF-8636 Rev 1.3 or earlier
04h	SFF-8636 Rev 1.4
05h	SFF-8636 Rev 1.5
06h-FFh	Unallocated

The Data_Not_Ready bit shall be asserted high during free-side device reset, power up reset and prior to a valid suite of monitor readings. Once all monitor readings are valid, the bit is set low until the device is powered down or reset. Upon completion of power up reset, the free-side device shall assert IntL (if supported) low while de-asserting the Data_Not_Ready bit low. The IntL bit will remain asserted until a read is performed of the Data_Not_Ready bit (byte 2).

6.2.3 Interrupt Flags

Bytes 3 through 21 consist of interrupt flags for LOS, TX Fault, warnings and alarms. The non-asserted state shall be 0b. If an interrupt flag condition is true, the free side shall assert the corresponding flag bit to 1b. The flag bit shall remain set until the fixed-side performs a read operation of the bit or the free side is reset. Flag bits cleared while underlying interrupt condition remains true may be immediately set again by the free side device. During this process the IntL pin may be re-asserted if the associated mask bit is not set. These flags may be masked.

TABLE 8 - CHANNEL STATUS INTERRUPT FLAGS

Addrs	Bit	Name	Description	PC	AC	AO	SM
3	7	L-Tx4 LOS	Latched TX LOS indicator, channel 4	O	O	O	O
	6	L-Tx3 LOS	Latched TX LOS indicator, channel 3	O	O	O	O
	5	L-Tx2 LOS	Latched TX LOS indicator, channel 2	O	O	O	O
	4	L-Tx1 LOS	Latched TX LOS indicator, channel 1	O	O	O	O
	3	L-Rx4 LOS	Latched RX LOS indicator, channel 4	O	O	O	O
	2	L-Rx3 LOS	Latched RX LOS indicator, channel 3	O	O	O	O
	1	L-Rx2 LOS	Latched RX LOS indicator, channel 2	O	O	O	O
	0	L-Rx1 LOS	Latched RX LOS indicator, channel 1	O	O	O	O
4	7-4	Reserved		-	-	-	-
	3	L-Tx4 Fault	Latched TX fault indicator, channel 4	O	O	O	R
	2	L-Tx3 Fault	Latched TX fault indicator, channel 3	O	O	O	R
	1	L-Tx2 Fault	Latched TX fault indicator, channel 2	O	O	O	R
	0	L-Tx1 Fault	Latched TX fault indicator, channel 1	O	O	O	R
5	7	L-Tx4 LOL	Channel 4 Tx CDR Loss of Lock Flag	O	O	O	O
	6	L-Tx3 LOL	Channel 3 Tx CDR Loss of Lock Flag	O	O	O	O
	5	L-Tx2 LOL	Channel 2 Tx CDR Loss of Lock Flag	O	O	O	O
	4	L-Tx1 LOL	Channel 1 Tx CDR Loss of Lock Flag	O	O	O	O
	3	L-Rx4 LOL	Channel 4 Rx CDR Loss of Lock Flag	O	O	O	O
	2	L-Rx3 LOL	Channel 3 Rx CDR Loss of Lock Flag	O	O	O	O
	1	L-Rx2 LOL	Channel 2 Rx CDR Loss of Lock Flag	O	O	O	O
	0	L-Rx1 LOL	Channel 1 Rx CDR Loss of Lock Flag	O	O	O	O

TABLE 9 - FREE SIDE MONITOR INTERRUPT FLAGS FOR ALARMS AND WARNINGS

Addrs	Bit	Name	Description	PC	AC	AO	SM
6	7	L-Temp High Alarm	Latched high temperature alarm	O	O	O	R
	6	L-Temp Low Alarm	Latched low temperature alarm	O	O	O	O
	5	L-Temp High Warning	Latched high temperature warning	O	O	O	O
	4	L-Temp Low Warning	Latched low temperature warning	O	O	O	O
	3-0	Reserved		-	-	-	-
7	7	L-Vcc High Alarm	Latched high supply voltage alarm	O	O	O	O
	6	L-Vcc Low Alarm	Latched low supply voltage alarm	O	O	O	O
	5	L-Vcc High Warning	Latched high supply voltage warning	O	O	O	O
	4	L-Vcc Low Warning	Latched low supply voltage warning	O	O	O	O
	3-0	Reserved		-	-	-	-
8	All	Vendor Specific		-	-	-	-

TABLE 10 - CHANNEL MONITOR INTERRUPT FLAGS

Addrs	Bit	Name	Description	PC	AC	AO	SM
9	7	L-Rx1 Power High Alarm	Latched high RX power alarm, channel 1	0	0	0	0
	6	L-Rx1 Power Low Alarm	Latched low RX power alarm, channel 1	0	0	0	0
	5	L-Rx1 Power High Warning	Latched high RX power warning, channel 1	0	0	0	0
	4	L-Rx1 Power Low Warning	Latched low RX power warning, channel 1	0	0	0	0
	3	L-Rx2 Power High Alarm	Latched high RX power alarm, channel 2	0	0	0	0
	2	L-Rx2 Power Low Alarm	Latched low RX power alarm, channel 2	0	0	0	0
	1	L-Rx2 Power High Warning	Latched high RX power warning, channel 2	0	0	0	0
	0	L-Rx2 Power Low Warning	Latched low RX power warning, channel 2	0	0	0	0
10	7	L-Rx3 Power High Alarm	Latched high RX power alarm, channel 3	0	0	0	0
	6	L-Rx3 Power Low Alarm	Latched low RX power alarm, channel 3	0	0	0	0
	5	L-Rx3 Power High Warning	Latched high RX power warning, channel 3	0	0	0	0
	4	L-Rx3 Power Low Warning	Latched low RX power warning, channel 3	0	0	0	0
	3	L-Rx4 Power High Alarm	Latched high RX power alarm, channel 4	0	0	0	0
	2	L-Rx4 Power low Alarm	Latched low RX power alarm, channel 4	0	0	0	0
	1	L-Rx4 Power high Warning	Latched high RX power warning, channel 4	0	0	0	0
	0	L-Rx4 Power low warning	Latched low RX power warning, channel 4	0	0	0	0
11	7	L-Tx1 Bias High Alarm	Latched high TX bias alarm, channel 1	0	0	0	0
	6	L-Tx1 Bias Low Alarm	Latched low TX bias alarm, channel 1	0	0	0	0
	5	L-Tx1 Bias high Warning	Latched high TX bias warning, channel 1	0	0	0	0
	4	L-Tx1 Bias Low Warning	Latched low TX bias warning, channel 1	0	0	0	0
	3	L-Tx2 Bias High Alarm	Latched high TX bias alarm, channel 2	0	0	0	0
	2	L-Tx2 Bias Low Alarm	Latched low TX bias alarm, channel 2	0	0	0	0
	1	L-Tx2 Bias High Warning	Latched High TX bias warning, channel 2	0	0	0	0
	0	L-Tx2 Bias Low Warning	Latched low TX bias warning, channel 2	0	0	0	0

Addrs	Bit	Name	Description	PC	AC	AO	SM
12	7	L-Tx3 Bias High Alarm	Latched high TX bias alarm, channel 3	O	O	O	O
	6	L-Tx3 Bias Low Alarm	Latched low TX bias alarm, channel 3	O	O	O	O
	5	L-Tx3 Bias High Warning	Latched high TX bias warning, channel 3	O	O	O	O
	4	L-Tx3 Bias Low Warning	Latched low TX bias warning, channel 3	O	O	O	O
	3	L-Tx4 Bias High Alarm	Latched high TX bias alarm, channel 4	O	O	O	O
	2	L-Tx4 Bias Low Alarm	Latched low TX bias alarm, Channel 4	O	O	O	O
	1	L-Tx4 Bias High Warning	Latched high TX bias warning, channel 4	O	O	O	O
	0	L-Tx4 Bias Low Warning	Latched low TX bias warning, channel 4	O	O	O	O
13	7	L-Tx1 PWR High Alarm	Latched high TX PWR alarm, channel 1	O	O	O	O
	6	L-Tx1 PWR Low Alarm	Latched low TX PWR alarm, channel 1	O	O	O	O
	5	L-Tx1 PWR high Warning	Latched high TX PWR warning, channel 1	O	O	O	O
	4	L-Tx1 PWR Low Warning	Latched low TX PWR warning, channel 1	O	O	O	O
	3	L-Tx2 PWR High Alarm	Latched high TX PWR alarm, channel 2	O	O	O	O
	2	L-Tx2 PWR Low Alarm	Latched low TX PWR alarm, channel 2	O	O	O	O
	1	L-Tx2 PWR High Warning	Latched High TX PWR warning, channel 2	O	O	O	O
	0	L-Tx2 PWR Low Warning	Latched low TX PWR warning, channel 2	O	O	O	O
14	7	L-Tx3 PWR High Alarm	Latched high TX PWR alarm, channel 3	O	O	O	O
	6	L-Tx3 PWR Low Alarm	Latched low TX PWR alarm, channel 3	O	O	O	O
	5	L-Tx3 PWR High Warning	Latched high TX PWR warning, channel 3	O	O	O	O
	4	L-Tx3 PWR Low Warning	Latched low TX PWR warning, channel 3	O	O	O	O
	3	L-Tx4 PWR High Alarm	Latched high TX PWR alarm, channel 4	O	O	O	O
	2	L-Tx4 PWR Low Alarm	Latched low TX PWR alarm, Channel 4	O	O	O	O
	1	L-Tx4 PWR High Warning	Latched high TX PWR warning, channel 4	O	O	O	O
	0	L-Tx4 PWR Low Warning	Latched low TX PWR warning, channel 4	O	O	O	O
15-16	All	Reserved	Reserved channel monitor flags, set 4	-	-	-	-
17-18	All	Reserved	Reserved channel monitor flags, set 5	-	-	-	-
19-20	All	Vendor Specific		-	-	-	-
21	All	Vendor Specific		-	-	-	-

6.2.4 Free Side Device Monitors

Real time monitoring for the free side device includes temperature, supply voltage, and monitoring for each transmit and receive channel.

The fixed side shall use single two-byte reads to retrieve all 16-bit data to guarantee data coherency. The free side device shall prevent the host from acquiring partially updated multi-byte data during a two-byte read. Clock stretching provides one mechanism to delay the delivery of data until all bytes of one field have been updated. The data format may facilitate greater resolution and range than required. Reference of the specific product specification of the free side device or interoperability standard is necessary to determine the measurement accuracy.

Measurements are calibrated over vendor specified operating temperature and voltage and should be interpreted as defined below. Alarm and warning threshold values should be interpreted in the same manner as real time 16-bit data.

TABLE 11 - FREE SIDE MONITORING VALUES

Addrs	Bit	Name	Description	PC	AC	AO	SM
22	All	Temperature MSB	Internally measured temperature (MSB)	O	O	O	R
23	All	Temperature LSB	Internally measured temperature (LSB)	O	O	O	R
24-25	All	Reserved		-	-	-	-
26	All	Supply Voltage MSB	Internally measured supply voltage (MSB)	O	O	O	O
27	All	Supply Voltage LSB	Internally measured supply voltage (LSB)	O	O	O	O
28-29	All	Reserved		-	-	-	-
30-33	All	Vendor Specific		-	-	-	-

Internally measured free side device temperatures are represented as a 16-bit signed twos complement value in increments of 1/256 degrees Celsius, yielding a total range of -128C to +128C that is considered valid between -40C and +125C. Temperature accuracy is Vendor Specific but must be better than +/-3C over specified operating temperature and voltage. Please see Vendor Specification for details on location of temperature sensor.

Internally measured free side device supply voltages are represented as a 16-bit unsigned integer with the voltage defined as the full 16 bit value (0 to 65535) with LSB equal to 100 uV, yielding a total measurement range of 0 to +6.55 V. Practical considerations to be defined by free side device manufacturer will tend to limit the actual bounds of the supply voltage measurement. Accuracy is Vendor Specific but must be better than ±3% of the manufacturer's nominal value over specified operating temperature and voltage.

6.2.5 Channel Monitors

Real time channel monitoring for each transmit and receive channel includes optical input power and TX bias current.

Measurements are calibrated over vendor specified operating temperature and voltage and should be interpreted as defined below. Alarm and warning threshold values should be interpreted in the same manner as real time 16-bit data.

TABLE 12 - CHANNEL MONITORING VALUES

Addrs	Bit	Name	Description	PC	AC	AO	SM
34	All	Rx1 Power MSB	Internally measured RX input power, channel 1	O	O	O	O
35	All	Rx1 Power LSB		O	O	O	O
36	All	Rx2 Power MSB	Internally measured RX input power, channel 2	O	O	O	O
37	All	Rx2 Power LSB		O	O	O	O
38	All	Rx3 Power MSB	Internally measured RX input power, channel 3	O	O	O	O
39	All	Rx3 Power LSB		O	O	O	O
40	All	Rx4 Power MSB	Internally measured RX input power, channel 4	O	O	O	O
41	All	Rx4 Power LSB		O	O	O	O
42	All	Tx1 Bias MSB	Internally measured TX bias, channel 1	O	O	O	O
43	All	Tx1 Bias LSB		O	O	O	O
44	All	Tx2 Bias MSB	Internally measured TX bias, channel 2	O	O	O	O
45	All	Tx2 Bias LSB		O	O	O	O
46	All	Tx3 Bias MSB	Internally measured TX bias, channel 3	O	O	O	O
47	All	Tx3 Bias LSB		O	O	O	O
48	All	Tx4 Bias MSB	Internally measured TX bias, channel 4	O	O	O	O
49	All	Tx4 Bias LSB		O	O	O	O
50	All	Tx1 PWR MSB	Internally measured TX PWR, channel 1	O	O	O	O
51	All	Tx1 PWR LSB		O	O	O	O
52	All	Tx2 PWR MSB	Internally measured TX PWR, channel 2	O	O	O	O
53	All	Tx2 PWR LSB		O	O	O	O
54	All	Tx3 PWR MSB	Internally measured TX PWR, channel 3	O	O	O	O
55	All	Tx3 PWR LSB		O	O	O	O
56	All	Tx4 PWR MSB	Internally measured TX PWR, channel 4	O	O	O	O
57	All	Tx4 PWR LSB		O	O	O	O
58-65			Reserved channel monitor set 4	-	-	-	-
66-81		Vendor Specific		-	-	-	-

Measured TX bias current is represented in mA as a 16-bit unsigned integer with the current defined as the full 16 bit value (0 to 65535) with LSB equal to 2 uA, yielding a total measurement range of 0 to 131 mA. Accuracy is Vendor Specific but must be better than ±10% of the manufacturer's nominal value over specified operating temperature and voltage.

Measured RX received optical power is represented in mW as either an average received power or OMA depending upon how bit 3 of byte 220 (upper memory page 00h) is set. The parameter is encoded as a 16 bit unsigned integer with the power defined as the full 16 bit value (0 to 65535) with LSB equal to 0.1 uW, yielding a total measurement range of 0 to 6.5535 mW (~-40 to +8.2 dBm). Absolute accuracy is dependent upon the exact optical wavelength. For the vendor specified wavelength, accuracy shall be better than ±3 dB over specified temperature and voltage. This accuracy shall be maintained for input power levels up to the lesser of maximum transmitted or maximum received optical power per the appropriate standard. It shall be maintained down to the minimum transmitted power minus cable plant loss (insertion loss or passive loss) per the appropriate standard. Absolute accuracy beyond this minimum required received input optical power range is Vendor Specific.

Measured TX transmitted optical power is represented in mW is an average power. The parameter is encoded as a 16 bit unsigned integer with the power defined as the full 16 bit value (0 to 65535) with LSB equal to 0.1 uW, yielding a total measurement range of 0 to 6.5535 mW (~-40 to +8.2 dBm). For the vendor specified wavelength, accuracy shall be better than ±3 dB over specified temperature and voltage.

6.2.6 Control Functions

TABLE 13 - CONTROL FUNCTION BYTES

Addrs	Bit	Name	Description	PC	AC	AO	SM
86	7-4	Reserved		-	-	-	-
	3	Tx4 Disable	Read/Write bit that allows software disable of transmitters *	O	O	O	R
	2	Tx3 Disable	Read/Write bit that allows software disable of transmitters *	O	O	O	R
	1	Tx2 Disable	Read/Write bit that allows software disable of transmitters *	O	O	O	R
	0	Tx1 Disable	Read/Write bit that allows software disable of transmitters *	O	O	O	R
87	7	Rx4_Rate_select	Software rate select. Rx Channel 4 MSB	O	O	O	O
	6	Rx4_Rate_select	Software rate select. Rx Channel 4 LSB	O	O	O	O
	5	Rx3_Rate_select	Software rate select. Rx Channel 3 MSB	O	O	O	O
	4	Rx3_Rate_select	Software rate select. Rx Channel 3 LSB	O	O	O	O
	3	Rx2_Rate_select	Software rate select. Rx Channel 2 MSB	O	O	O	O
	2	Rx2_Rate_select	Software rate select. Rx Channel 2 LSB	O	O	O	O
	1	Rx1_Rate_select	Software rate select. Rx Channel 1 MSB	O	O	O	O
	0	Rx1_Rate_select	Software rate select. Rx Channel 1 LSB	O	O	O	O
88	7	Tx4_Rate_select	Software rate select. Tx Channel 4 MSB	O	O	O	O
	6	Tx4_Rate_select	Software rate select. Tx Channel 4 LSB	O	O	O	O
	5	Tx3_Rate_select	Software rate select. Tx Channel 3 MSB	O	O	O	O
	4	Tx3_Rate_select	Software rate select. Tx Channel 3 LSB	O	O	O	O
	3	Tx2_Rate_select	Software rate select. Tx Channel 2 MSB	O	O	O	O
	2	Tx2_Rate_select	Software rate select. Tx Channel 2 LSB	O	O	O	O
	1	Tx1_Rate_select	Software rate select. Tx Channel 1 MSB	O	O	O	O
	0	Tx1_Rate_select	Software rate select. Tx Channel 1 LSB	O	O	O	O
89	All	Rx4_Application_Select	Software Application Select per SFF-8079, Rx Channel 4	O	O	O	O
90	All	Rx3_Application_Select	Software Application Select per SFF-8079, Rx Channel 3	O	O	O	O

91	All	Rx2_Application_Select	Software Application Select per SFF-8079, Rx Channel 2	O	O	O	O
92	All	Rx1_Application_Select	Software Application Select per SFF-8079, Rx Channel 1	O	O	O	O
93	7-2	Reserved		-	-	-	-
93	1	Power set	Power set to Low Power Mode Default 0	R	R	R	R
93	0	Power override	Override of LP mode signal setting the power mode with software	R	R	R	R
94	All	Tx4_Application_Select	Software application per SFF-8079, Tx Channel 4	O	O	O	O
95	All	Tx3_Application_Select	Software application per SFF-8079, Tx Channel 3	O	O	O	O
96	All	Tx2_Application_Select	Software application per SFF-8079, Tx Channel 2	O	O	O	O
97	All	Tx1_Application_Select	Software application per SFF-8079, Tx Channel 1	O	O	O	O
98	7	Tx4_CDR_control	Channel 4 TX CDR Control (1b = on)	O	O	O	O
	6	Tx3_CDR_control	Channel 3 TX CDR Control (1b = on)	O	O	O	O
	5	Tx2_CDR_control	Channel 2 TX CDR Control (1b = on)	O	O	O	O
	4	Tx1_CDR_control	Channel 1 TX CDR Control (1b = on)	O	O	O	O
	3	Rx4_CDR_control	Channel 4 RX CDR Control (1b = on)	O	O	O	O
	2	Rx3_CDR_control	Channel 3 RX CDR Control (1b = on)	O	O	O	O
	1	Rx2_CDR_control	Channel 2 RX CDR Control (1b = on)	O	O	O	O
	0	Rx1_CDR_control	Channel 1 RX CDR Control 1b = on)	O	O	O	O
99	All	Reserved		-	-	-	-
* For the case of an electrical/optical transceiver, writing '1' disables the laser of the channel							

6.2.7 Rate Select

Rate Select is an optional control used to limit the receiver bandwidth for compatibility with multiple data rates. In addition, rate selection allows the transmitter to be fine tuned for specific data rate transmissions.

The free side device shall implement one of the three options:

a) Provide no support for rate selection
b) Rate selection using extended rate select
c) Rate selection with application select tables

6.2.7.1 No Rate Selection Support

When no rate selection is supported, (page 00h, byte 221, bits 2 and 3) have a value of 0 and Options (page 00h, byte 195, bit 5) have a value of 0. Lack of implementation does not indicate lack of simultaneous compliance with multiple standard rates. See 6.3.4 for the description of how compliance with particular standards should be determined.

6.2.7.2 Extended Rate Selection

When (page 00h, byte 221, bits 2 and 3) have the values of 0 and 1 respectively and at least one of the bits in the Extended Rate Compliance byte (page 00h, byte 141) have a value of one, the free side device supports extended rate select. For

extended rate selection, two bits are assigned to each receiver in byte 87 (Rxn_Rate_Select) and two bits for each transmitter in byte 88 (Txn_Rate_Select) to specify up to four data rates. See Table 14 for the functionality when bit 0 of byte 141 is 1. All other values of Extended Rate Compliance byte are reserved.

TABLE 14 - XN_RATE_SELECT WITH EXTENDED RATE SELECTION

xN_Rate_Select (MSB Value)	xN_Rate_Select (LSB Value)	Description
0	0	Optimized for data rates less than 2.2 Gbps
0	1	Optimized for data rates from 2.2 up to 6.6 Gbps
1	0	Optimized for 6.6 Gbps data rates and above
1	1	Reserved

6.2.7.3 Rate Selection Using Application Select Tables

When the Rate Select declaration bits (page 00h, byte 221, bits 2 and 3) have the values of 1 and 0 respectively, the Application Select method defined in Page 01h is used (see 6.3). The fixed side reads the entire application select table on page 01h to determine the capabilities of the free side. The fixed side controls each channel separately by writing a Control Mode and Table Select (TS) byte to bytes 89-92 and bytes 94-97.

TABLE 15 - APPLICATION SELECT (BYTES 89 TO 92, BYTES 94 TO 97)

7	6	5	4	3	2	1	0
Control Mode		Table Select TS					

Control Mode defines the application control mode. Table Select selects the free side device behavior from the AST among 63 possibilities (000000 to 111110). Note that (111111) is invalid.

TABLE 16 - CONTROL MODE DEFINITION

Bit 7	Bit 6	Function	Address 87, 88 Control	Table Select Control
0	0	Extended rate selection	LSB and MSB are used according to declaration bits.	Ignored
1	Don't care	Application select	Ignored	field points to application

Note: Default values for control mode is 00 and is volatile memory.

6.2.8 Free Side Device Indicators and Channel Masks

The fixed side may control which flags result in a hardware interrupt by setting high individual bits from a set of masking bits in bytes 100-104 for free side device flags, and bytes 242-253 of page 03h for channel flags. See Table 17 and Table 41. A 1 value in a masking bit prevents the assertion of the hardware interrupt pin, if one exists, by the corresponding latched flag bit. Masking bits are volatile and startup with all unmasked (masking bits 0).

The mask bits may be used to prevent continued interruption from on-going conditions, which would otherwise continually reassert the hardware interrupt pin. A mask bit is allocated for each flag bit.

TABLE 17 - HARDWARE INTERRUPT PIN MASKING BITS

Addrs	Bit	Name	Description	PC	AC	AO	SM
100	7	M-Tx4 LOS	Masking bit for TX LOS indicator, channel 4	C	C	C	C
	6	M-Tx3 LOS	Masking bit for TX LOS indicator, channel 3	C	C	C	C
	5	M-Tx2 LOS	Masking bit for TX LOS indicator, channel 2	C	C	C	C
	4	M-Tx1 LOS	Masking bit for TX LOS indicator, channel 1	C	C	C	C
	3	M-Rx4 LOS	Masking bit for RX LOS indicator, channel 4	C	C	C	C
	2	M-Rx3 LOS	Masking bit for RX LOS indicator, channel 3	C	C	C	C
	1	M-Rx2 LOS	Masking bit for RX LOS indicator, channel 2	C	C	C	C
	0	M-Rx1 LOS	Masking bit for RX LOS indicator, channel 1	C	C	C	C
101	7-4	Reserved		-	-	-	-
	3	M-Tx4 Fault	Masking bit for TX fault indicator, channel 4	C	C	C	R
	2	M-Tx3 Fault	Masking bit for TX fault indicator, channel 3	C	C	C	R
	1	M-Tx2 Fault	Masking bit for TX fault indicator, channel 2	C	C	C	R
	0	M-Tx1 Fault	Masking bit for TX fault indicator, channel 1	C	C	C	R
102	7	M-Tx4 CDR LOL	Channel 4 Tx CDR Loss of Lock Mask	C	C	C	C
	6	M-Tx3 CDR LOL	Channel 3 Tx CDR Loss of Lock Mask	C	C	C	C
	5	M-Tx2 CDR LOL	Channel 2 Tx CDR Loss of Lock Mask	C	C	C	C
	4	M-Tx1 CDR LOL	Channel 1 Tx CDR Loss of Lock Mask	C	C	C	C
	3	M-Rx4 CDR LOL	Channel 4 Rx CDR Loss of Lock Mask	C	C	C	C
	2	M-Rx3 CDR LOL	Channel 3 Rx CDR Loss of Lock Mask	C	C	C	C
	1	M-Rx2 CDR LOL	Channel 2 Rx CDR Loss of Lock Mask	C	C	C	C
	0	M-Rx1 CDR LOL	Channel 1 Rx CDR Loss of Lock Mask	C	C	C	C
103	7	M-Temp High Alarm	Masking bit for high Temperature alarm	C	C	C	C
	6	M-Temp Low Alarm	Masking bit for low Temperature alarm	C	C	C	C
	5	M- Temp High Warning	Masking bit for high Temperature warning	C	C	C	C
	4	M-Temp Low Warning	Masking bit for low Temperature warning	C	C	C	C
	3-0	Reserved		-	-	-	-
104	7	M-Vcc High alarm	Masking bit for high Vcc alarm	C	C	C	C
	6	M-Vcc Low alarm	Masking bit for low Vcc alarm	C	C	C	C
	5	M-Vcc High Warning	Masking bit for high Vcc warning	C	C	C	C

	4	M-Vcc Low Warning	Masking bit for low Vcc warning	C	C	C	C
	3-0	Reserved		-	-	-	-
105-106	All	Vendor Specific		-	-	-	-

6.2.9 Free Side Device Properties

Bytes 108-111 are reserved for additional free side read-only properties. The unsigned 16-bit value comprised of location 108 and 109 indicates the propagation delay of the non-separable free side device. Bit 7 of byte 108 is the most significant bit and bit 0 of byte 109 is the least significant. Each unit of the combined value corresponds to 10 ns with fractional values rounded up to the next unit.

Bits 7 to 4 of byte 110 specify the free-side device power consumption levels below 1.5 W. A value of 0000 shall indicate that a power consumption limit below 1.5 W is not available. A value of 0001 shall indicates the free-side device shall consume no more than 1 W, 0010 indicates no more than 0.75 W and 0011 indicates no more than 0.5 W.

A value of 1 in bit 3 of byte 110 shall indicate that both ends of the free-side device comply with the SFF-8636 common management interface specification. A value of 0 shall be utilized for all other cases including use of other management interfaces specifications and separable applications where the free-side device ends and media can be physically separated from each other. Bits 2 to 0 of byte 110 indicate that the free-side device can operate properly from less than nominal 3.3 V on the Vact pins. A value of 000 indicates the feature is disabled. The free-side device shall operate properly from nominal 2.5 V with a value of 001 and nominal 1.8 V with a value of 010.

TABLE 18 - FREE SIDE DEVICE PROPERTIES

Addrs	Bit	Name	Description	PC	AC	AO	SM
108	All	Propagation Delay MSB	Most significant byte of propagation delay	R	R	R	O
109	All	Propagation Delay LSB	Least significant byte of propagation delay	R	R	R	O
110	7-4	Advanced Low Power Mode		R	R	R	O
	3	Far Side Managed	A value of 1 indicates that the far end is managed and complies with SFF-8636.	R	R	R	O
	2-0	Min Operating Voltage		R	R	R	O
111	7-0	Reserved		-	-	-	-

6.2.10 Password Entry and Change

Bytes 119-126 are reserved for an optional password entry function. The Password entry bytes are write only and will be retained until power down, reset, or rewritten by fixed side. This function may be used to control read/write access to Vendor Specific page 02h. Additionally, free side device vendors may use this function to implement write protection of Serial ID and other read only information. Passwords may be supplied to and used by fixed side system manufacturers to limit write access in the User EEPROM Page 02h.

Password access shall not be required to access free side device data in the lower memory page 00h or in upper pages 00h, 02h and 03h. Note that multiple manufacturer passwords may be defined to allow selective access to read or write to various sections of memory as allowed above.

Fixed side manufacturer and free side device manufacturer passwords shall be distinguished by the high order bit (bit 7, byte 123). All fixed side manufacturer passwords shall fall in the range of 00000000h to 7FFFFFFFh, and all free side device manufacturer passwords in the range of 80000000h to FFFFFFFFh. Fixed side system manufacturer passwords shall be initially set to 00001011h in new free side devices.

Fixed side system manufacturer passwords may be changed by writing a new password in bytes 119-122 when the correct current fixed side manufacture password has been entered in 123-126, with the high order bit being ignored and forced to a value of 0 in the new password. The password entry field shall be set to 00000000h on power up and reset.

6.2.11 Page Select

Byte 127 is used to select the upper page. A value of 00h indicates upper memory page 00h available is mapped to locations 128h to 255h and a value of 01h indicates that upper page 01h. Similarly, values of 02h and 03h indicate upper pages 02h and 03h are mapped to locations 128h to 255h.

6.3 Upper Memory Map Page 00h

Upper page 00h consists of the Serial ID and is used for read only identification information. The Serial ID is divided into the Base_ID Fields, Extended ID Fields and Vendor Specific ID Fields.

TABLE 19 - SERIAL ID: DATA FIELDS

Addrs	Size	Name	Description of Base ID Field	PC	AC	AO	SM
Base ID fields							
128	1	Identifier	Identifier Type of free side device	R	R	R	R
129	1	Ext. Identifier	Extended Identifier of free side device	R	R	R	R
130	1	Connector	Code for connector type	R	R	R	R
131-138	8	Specification Compliance	Code for electronic compatibility or optical compatibility	R	R	R	R
139	1	Encoding	Code for serial encoding algorithm	R	R	R	R
140	1	BR, nominal	Nominal bit rate, units of 100 Mbps. For BR > 25.4G, set this to FFh and use Address 222.	R	R	R	R
141	1	Extended RateSelect Compliance	Tags for extended rate select compliance	R	R	R	R
142	1	Length(SMF)	Link length supported for SMF fiber in km *	R	R	R	R
143	1	Length(OM3 50 um)	Link length supported for EBW 50/125 um fiber (OM3), units of 2 m *	R	R	R	R
144	1	Length(OM2 50 um)	Link length supported for 50/125 um fiber (OM2), units of 1 m *	R	R	R	R
145	1	Length(OM1 62.5 um)	Link length supported for 62.5/125 um fiber (OM1), units of 1 m *	R	R	R	R
146	1	Length(Passive or active)	Link length supported for passive or active cable assembly (units of 1 m) or OM4 50/125um fiber (units of 2 m) as indicated by byte 147. See 6.3.12 and 6.3.13.	R	R	R	R
147	1	Device tech	Device technology	R	R	R	R

148-163	16	Vendor name	Free side device vendor name(ASCII)	R	R	R	R
164	1	Extended Module	Extended Module codes for InfiniBand	R	R	R	R
165-167	3	Vendor OUI	Free side device vendor IEEE company ID	R	R	R	R
168-183	16	Vendor PN	Part number provided by free side device vendor(ASCII)	R	R	R	R
184-185	2	Vendor rev	Revision level for part number provided by vendor(ASCII)	R	R	R	R
186-187	2	Wavelength or Copper Cable Attenuation	Nominal laser wavelength (wavelength=value/20 in nm) or copper cable attenuation in dB at 2.5 GHz (Adrs 186) and 5.0 GHz (Adrs 187)	R	R	R	R
188-189	2	Wavelength tolerance or Copper Cable Attenuation	Guaranteed range of laser wavelength(+/- value) from nominal wavelength.(wavelength Tol.=value/200 in nm) or copper cable attenuation in dB at 7.0 GHz (Adrs 188) and 12GHz (Adrs 189)	R	R	R	R
190	1	Max case temp.	Maximum case temperature in degrees C	R	R	R	R
191	1	CC_BASE	Check code for base ID fields (addresses 128-190)	R	R	R	R
Extended ID fields							
192	1	Ethernet codes	Extended Ethernet Compliance codes	R	R	R	R
193-195	3	Options	Rate Select, TX Disable, TX Fault, LOS, Warning indicators for: Temperature, VCC, RX power, TX Bias, EQ, Emphasis, CDR Bypass, CDR LOL Flag	R	R	R	R
196-211	16	Vendor SN	Serial number provided by vendor (ASCII)	R	R	R	R
212-219	8	Date Code	Vendor's manufacturing date code	R	R	R	R
220	1	Diagnostic Monitoring Type	Indicates which type of diagnostic monitoring is implemented (if any) in the free side device. Bit 1,0 Reserved	R	R	R	R
221	1	Enhanced Options	Indicates which optional enhanced features are implemented in the free side device.	R	R	R	R
222	1	BR, nominal	Nominal bit rate, units of 250 Mbps. Compliments Address 140.	R	R	R	R
223	1	CC_EXT	Check code for the Extended ID Fields (addresses 192-222)	R	R	R	R
Vendor Specific ID Fields							
224-255	32	Vendor Specific	Vendor Specific EEPROM	-	-	-	-
* A value of zero means that the free side device does not support the specified technology or that the length information must be determined from the free side device technology.							

6.3.1 Identifier

The Identifier Values at Address 128 specify the physical device described by the serial information. This value shall be included in the serial data. These values are maintained in the Transceiver Management section of SFF-8024.

6.3.2 Extended Identifier

The extended identifier provides additional information about the free side device. For example, the identifier indicates if the free side device contains a CDR function and identifies the power consumption class it belongs to.

TABLE 20 - * PLACEHOLDER TO RETAIN NUMBERING OF REV 1.5**

TABLE 21 - EXTENDED IDENTIFIER VALUES (ADDRESS 129)

Bit	Description of Device Type
7-6	00: Legacy Power Class 1 (1.5 W max. No or Bypassed CDRs)
	01: Legacy Power Class 2 (2.0 W max. No or Bypassed CDRs)
	10: Legacy Power Class 3 (2.5 W max. No or Bypassed CDRs)
	11: Legacy Power Class 4 (3.5 W max. No or Bypassed CDRs)
5	Reserved
4	0: No CLEI code present in Page 02h
	1: CLEI code present in Page 02h
3	0: No CDR in TX , 1: CDR present in TX
2	0: No CDR in RX , 1: CDR present in RX
1-0	00: Full Power Class 1 (1.5 W max. All CDRs Enabled)
	01: Full Power Class 2 (2.5 W max. All CDRs Enabled)
	10: Full Power Class 3 (3.5 W max. All CDRs Enabled)
	11: Full Power Class 4 (4.5 W max. All CDRs Enabled)

6.3.3 Connector Type

The Connector Type entry indicates the connector type for the separable portion of the free side device (see 4.3.2). This value shall be included in the serial data.

TABLE 22 - CONNECTOR TYPE (ADDRESS 130)

Value	Description of Connector
00h	Unknown or unspecified
01h	SC
02h	FC Style 1 copper connector
03h	FC Style 2 copper connector
04h	BNC/TNC
05h	FC coax headers
06h	Fiberjack
07h	LC
08h	MT-RJ
09h	MU
0Ah	SG
0Bh	Optical Pigtail
0Ch	MPO
0Dh-1Fh	Reserved
20h	HSSDC II
21h	Copper pigtail
22h	RJ45
23h	No separable connector
24h-7Fh	Reserved
80h-FFh	Vendor specific

6.3.4 Specification Compliance

The Specification Compliance Register at Address 131-138 is maintained in the Transceiver Management section of SFF-8024. The bit significant indicators that define the electronic or optical interfaces are supported by the free side device. At least one bit shall be set in this field, and if more than one bit is applicable (as in the case of Fibre Channel), all shall be set accordingly.

6.3.5 Encoding

The Encoding Values at Address 139 indicate the serial encoding mechanism for the high-speed serial interface. The value shall be contained in the serial data. The Defined Identifier values are maintained in the Transceiver Management section of SFF-8024.

6.3.6 Nominal Bit Rate

The nominal bit rate (BR, nominal) is specified in units of 100 Megabits per second in Address 140 and in units of 250 Megabits per second in Address 222. The bit rate includes those bits necessary to encode and delimit the signal as well as those bits carrying data information. A value of 0 indicates the bit rate is not specified and must be determined from the Module technology. A value of FFh in Address 140 means the bit rate exceeds 25.4Gb/s and Address 222 must be used to determine nominal bit rate. The actual information transfer rate will depend on the encoding of the data, as defined by the encoding value (Address 139).

6.3.7 Extended RateSelect Compliance

The Extended RateSelect Compliance field is used to allow a single free side device the flexibility to comply with single or multiple Extended RateSelect definitions. A definition is indicated by presence of a '1' in the specified bit tag position. If exclusive, non-overlapping bit tag definitions are used, Page 00h, byte 141 will allow compliance to 8 (1-8) distinct multi-rate definitions.

TABLE 23 - * PLACEHOLDER TO RETAIN NUMBERING OF REV 1.5**

TABLE 24 - * PLACEHOLDER TO RETAIN NUMBERING OF REV 1.5**

TABLE 25 - EXTENDED RATE SELECT COMPLIANCE TAG ASSIGNMENT (ADDRESS 141)

Address	Bits	Description
141	7-1	Reserved
141	0	QSFP+ Rate Select Version 1. This functionality is different from SFF-8472 and SFF-8431.
Note: See 6.2.7 for further details of the use of this field		

6.3.8 Length (Standard SM Fibre) -km

In addition to EEPROM data from original GBIC definition, this value specifies the link length that is supported by the free side device while operating in compliance with the applicable standards using single mode fiber. Supported link length is as specified in INF-8074. The value is in units of kilometers. A value of zero means that the free side device does not support single mode fiber or that the length information must be determined from the free side device technology. For all direct attach cable assemblies, including active optical cables the value shall be zero.

6.3.9 Length (OM3)

This value specifies the link length that is supported by the free side device while operating in compliance with the applicable standards using 2000 MHz*km (850 nm) extended bandwidth 50 micron core multimode fiber. The value is in units of 2 meters. A value of zero means that the free side device does not support OM3 fiber or that the length information must be determined from the free side device technology. For all direct attach cable assemblies, including active optical cables the value shall be zero.

6.3.10 Length (OM2)

This value specifies the link length that is supported by the free side device while operating in compliance with the applicable standards using 500 MHz*km (850 nm and 1310 nm) 50 micron multi-mode fiber. The value is in units of 1 meter. A value of zero means that the free side device does not support OM2 fiber or that the length information must be determined from the free side device technology. For all direct attach cable assemblies, including active optical cables the value shall be zero.

6.3.11 Length (OM1)

This value specifies the link length that is supported by the free side device while operating in compliance with the applicable standards using 200 MHz*km (850 nm) and 500 MHz*km (1310 nm) 62.5 micron multi-mode fiber. The value is in units of 1 meter. A value of zero means that the free side device does not support OM1 fiber or that the length information must be determined from the free side device technology. For all direct attach cable assemblies, including active optical cables the value shall be zero.

6.3.12 Length: Cable Assembly (Passive or active)or Optical Fiber (OM4)

If the free side device transmitter technology is 850nm VCSEL (indicated by bits 7-4 of byte 147) this value specifies the link length supported by the free side device while operating in compliance with the applicable standards using 4700 MHz*km (850nm) extended bandwidth 50 micron core multimode fiber (OM4). The value is in units of 2 meters.

Otherwise, this value specifies the link length of a Cable assembly (copper or AOC) in units of 1 meter. Link length is as specified in the INF-8074. Link lengths less than 1 meter shall indicate 1 meter.

A value of zero means the free side device is not a cable assembly or the length information must be determined from the separable free side device technology. A value of 255 means the VCSEL free side device supports a link length greater than 508 meters or the Cable assembly supports a link length greater than 254 meters.

6.3.13 Device Technology

The top 4 bits of the Device Technology byte describe the device technology used. The lower four bits (bits 7-4) of the Device Tech byte are used to describe the transmitter technology.

TABLE 26 - DEVICE TECHNOLOGY DESCRIPTION (ADDRESS 147)

Bits	Description of Physical device
7-4	Transmitter technology
3	0: No wavelength control 1: Active wavelength control
2	0: Uncooled transmitter device 1: Cooled transmitter
1	0: Pin detector 1: APD detector
0	0: Transmitter not tuneable 1: Transmitter tuneable

TABLE 27 - TRANSMITTER TECHNOLOGY (ADDRESS 147, BITS 7-4)

Value	Description of physical device
0000b	850 nm VCSEL
0001b	1310 nm VCSEL
0010b	1550 nm VCSEL
0011b	1310 nm FP
0100b	1310 nm DFB
0101b	1550 nm DFB
0110b	1310 nm EML
0111b	1550 nm EML
1000b	Others
1001b	1490 nm DFB
1010b	Copper cable unequalized
1011b	Copper cable passive equalized
1100b	Copper cable, near and far end limiting active equalizers
1101b	Copper cable, far end limiting active equalizers
1110b	Copper cable, near end limiting active equalizers
1111b	Copper cable, linear active equalizers

6.3.14 Vendor Name

The vendor name is a 16 character field that contains ASCII characters, left-aligned and padded on the right with ASCII spaces (20h). The vendor name shall be the full name of the corporation, a commonly accepted abbreviation of the name of the corporation, the SCSI company code for the corporation, or the stock exchange code for the corporation. At least one of the vendor name or the vendor OUI fields shall contain valid serial data.

6.3.15 Extended Module Codes

The Extended Module Codes define the electronic or optical interfaces for InfiniBand that are supported by the free side device.

TABLE 28 - EXTENDED MODULE CODE VALUES (ADDRESS 164)

Address	Bit	Description of Module Data
Infiniband Data Rate codes		
164	7-5	Reserved
164	4	EDR
164	3	FDR
164	2	QDR
164	1	DDR
164	0	SDR

6.3.16 Vendor Organizationally Unique Identifier Field

The vendor organizationally unique identifier field (vendor OUI) is a 3-byte field that contains the IEEE Company Identifier for the vendor. A value of all zero in the 3-byte field indicates that the Vendor OUI is unspecified.

6.3.17 Vendor Part Number

The vendor part number (vendor PN) is a 16-byte field that contains ASCII characters, left aligned and padded on the right with ASCII spaces (20h), defining the vendor part number or product name. A value of all zero in the 16-byte field indicates that the vendor PN is unspecified.

6.3.18 Vendor Revision Number

The vendor revision number (vendor rev) is a 2-byte field that contains ASCII characters, left aligned and padded on the right with ASCII spaces (20h), defining the vendor's product revision number. A value of all zero in the field indicates that the vendor Rev is unspecified.

6.3.19 Wavelength or Copper Cable Attenuation

For optical free side devices, this parameter identifies the nominal transmitter output wavelength at room temperature. This parameter is a 16 bit hex value with byte 186 as high order byte and byte 187 as low order byte. The laser wavelength is equal to the 16 bit integer value divided by 20 in nm (units of 0.05 nm). This resolution should be adequate to cover all relevant wavelengths yet provide enough resolution for all expected DWDM applications. For accurate representation of controlled wavelength applications, this value should represent the center of the guaranteed wavelength range.

If the free side device is identified as copper cable these registers will be used to define the cable attenuation. An indication of 0 dB attenuation refers to the case where the attenuation is not known or is unavailable.

Address 186 (00-FFh) is the copper cable attenuation at 2.5 GHz in units of 1 dB.

Address 187 (00-FFh) is the copper cable attenuation at 5.0 GHz in units of 1 dB.

6.3.20 Wavelength Tolerance

The guaranteed +/- range of transmitter output wavelength under all normal operating conditions. For direct attach cable assemblies the value is zero. This parameter is a 16 bit value with byte 188 as high order byte and byte 189 as low order byte. The laser wavelength is equal to the 16 bit integer value divided by 200 in nm (units of 0.005 nm). Thus, the following two examples:

Example 1:

10GBASE-LR Wavelength Range = 1260 to 1355 nm
Nominal Wavelength in bytes 186 - 187 = 1307.5 nm.
Represented as INT(1307.5 nm * 20) = 26150 = 6626h
Wavelength Tolerance in bytes 188 - 189 = 47.5 nm.
Represented as INT(47.5 nm * 200) = 9500 = 251Ch

Example 2:

ITU-T Grid Wavelength = 1534.25 nm (195.4 THz) with 0.236 nm (30 GHz) Tolerance
Nominal Wavelength in bytes 186 - 187 = 1534.25 nm.
Represented as INT(1534.25 nm * 20) = 30685 = 77DDh
Wavelength Tolerance in bytes 188 - 189 = 0.236 nm.
Represented as INT(0.236 nm * 200) = 47 = 002Fh

If the free side device is identified as copper cable these registers will be used to define the cable attenuation. An indication of 0 dB attenuation refers to the case where the attenuation is not known or is unavailable.

Address 188 (00-FFh) is the copper cable attenuation at 7.0 GHz in units of 1 dB.

Address 189 (00-FFh) is the copper cable attenuation at 12.9 GHz in units of 1 dB.

6.3.21 Maximum Case Temperature

This parameter allows specification of a maximum case temperature other than the standard 70C. Maximum case temperature is an 8-bit value in degrees C. A value of 00h indicates 70C.

6.3.22 CC_BASE

The check code is a one byte code that can be used to verify that the first 63 bytes of serial information in the free side device is valid. The check code shall be the low order 8 bits of the sum of the contents of all the bytes from byte 128 to byte 190, inclusive.

6.3.23 Options

The bits in the option field shall specify the options implemented in the free side device.

TABLE 29 - OPTION VALUES (ADDRESS 192-195)

Addrs	Bit	Description of option	PC	AC	AO	SM
192	7-0	Extended Ethernet Compliance Codes *	O	O	O	O
193	7-3	Reserved	-	-	-	-
	2	TX input Equalization programming, coded 1 if implemented, else 0.	R	R	R	R
	1	RX output Emphasis programming, coded 1 if implemented, else 0.	R	R	R	R
	0	RX output Amplitude programming, coded 1 if implemented, else 0.	R	R	R	R
194	7	Tx CDR Bypass implemented, coded 1 if implemented, else 0.	R	R	R	R
	6	Rx CDR Bypass implemented, coded 1 if implemented, else 0.	R	R	R	R
	5	Tx CDR Loss of Lock (LOL) Flag implemented, coded 1 if implemented, else 0.	R	R	R	R
	4	Rx CDR Loss of Lock (LOL) Flag implemented, coded 1 if implemented, else 0.	R	R	R	R
	3	Rx Squelch Disable implemented, coded 1 if implemented, else 0.	R	R	R	R
	2	Rx Output Disable capable: coded 1 if implemented, else 0.	R	R	R	R
	1	Tx Squelch Disable implemented: coded 1 if implemented, else 0.	R	R	R	R
	0	Tx Squelch implemented: coded 1 if implemented, else 0.	R	R	R	R
195	7	Memory page 02 provided: coded 1 if implemented, else 0.	R	R	R	R
	6	Memory page 01 provided: coded 1 if implemented, else 0.	R	R	R	R
	5	RATE_SELECT is implemented. If the bit is set to 1 then active control of the select bits in the upper memory table is required to change rates. If the bit is set to 0, no control of the rate select bits in the upper memory table is required. In all cases, compliance with multiple rate standards should be determined by Module Codes in Bytes 132, 133, 134 and 135 of Page 00h.	C	C	C	C
	4	Tx_DISABLE is implemented and disables the serial output.	O	O	O	R
	3	Tx_FAULT signal implemented, coded 1 if implemented, else 0	O	O	O	R
	2	Tx Squelch implemented to reduce OMA coded 0, implemented to reduce Pave coded 1.	O	O	O	R
	1	Tx Loss of Signal implemented, coded 1 if implemented, else 0	O	O	O	R
	0	Reserved	-	-	-	-
* The Extended Ethernet Compliance Codes at Address 192 are maintained in the Transceiver Management section of SFF-8024.						

6.3.24 Vendor Serial Number

The vendor serial number (vendor SN) is a 16-character field that contains ASCII characters, left aligned and padded on the right with ASCII spaces (20h), defining the vendor's serial number for the free side device. A value of 0000h in the 16-

byte field indicates that the vendor SN is unspecified.

6.3.25 Date Code

The date code is an 8-byte field that contains the vendor's date code in ASCII characters. The date code is mandatory and shall be in the specified format.

TABLE 30 - DATE CODES (ADDRESS 212-219)

Address	Description of field	PC	AC	AO	SM
212-213	ASCII code, two low order digits of year. (00=2000)	R	R	R	R
214-215	ASCII code digits of month(01=Jan through 12=Dec	R	R	R	R
216-217	ASCII code day of month (01-31)	R	R	R	R
218-219	ASCII code, Vendor Specific lot code, may be blank	O	O	O	O

6.3.26 Diagnostic Monitoring Type

'Diagnostic Monitoring Type' is a 1-byte field with 8 single bit indicators describing how diagnostic monitoring is implemented in the free side device.

TABLE 31 - DIAGNOSTIC MONITORING TYPE (ADDRESS 220)

Address	Bits	Description	PC	AC	AO	SM
220	7-4	Reserved	-	-	-	-
220	3	Received power measurements type. 0=OMA 1=Average Power	O	O	O	R
220	2-0	Reserved	-	-	-	-

Digital Diagnostic Monitors monitor received power, bias current, supply voltage and temperature. Additionally, alarm and warning thresholds must be written as specified in this document. Auxiliary monitoring fields are optional extensions to Digital Diagnostics.

All digital monitoring values must be internally calibrated and reported in the units defined in this document.

Bit 3 indicates whether the received power measurement represents average input optical power or OMA. If the bit is set, average power is monitored. If not, OMA is monitored.

6.3.27 Enhanced Options

See 6.2.7 for use of the Enhanced Options field. The state where the Rate Select declaration bits both have a value of 1 is reserved and should not be used.

TABLE 32 - ENHANCED OPTIONS (ADDRESS 221)

Address	Bit	Description	PC	AC	AO	SM
221	7-4	Reserved	-	-	-	-
221	3	Rate Selection Declaration: When this Declaration bit is 0 the free side device does not support rate selection. When this Declaration bit is 1, rate selection is implemented using extended rate selection. See 6.2.7.2	R	R	R	R
221	2	Application select table declaration. When this declaration bit is 1, the free side device supports rate selection using application select table mechanism. When this declaration bit is 0, the free side device does not support application select and page 01 does not exist	R	R	R	R
221	1-0	Reserved	-	-	-	-

To enable bit rates in excess of 25.4Gbps, an extended bit rate field has been added in Address 222 to supplement the existing values in Address 140. The legacy Address 140 contains bit rate at 100Mb/bit, which is limited to 25.4Gbps. The new Address 222 contains bit rate at 250Mb/bit, enabling up to 63.5Gbps. A value of zero means this field is unspecified.

***** Table 32A - Extended Bit Rate, Nominal (Address 222)**

Address	Bits	Description	PC	AC	AO	SM
222	7-0	Nominal bit rate, units of 250 Mbps. See Address 140 description.	R	R	R	R

6.3.28 Check Code Extension

The check code is a one-byte code that can be used to verify that the first 32 bytes of extended serial information in the free side device is valid. The check code shall be the low order 8 bits of the sum of the contents of all the bytes from byte 192 to byte 222, inclusive.

6.3.29 Vendor Specific

This area may contain Vendor Specific information, which can be read from the free side device. The data is read only. Bytes 224-255 of Page 00h may be used for Vendor Specific ID functions.

6.4 Upper Page 01h

Page 01h is conditional on the state of bit 2 in byte 221.

TABLE 33 - APPLICATION SELECT TABLE (PAGE 01)

Address	Bit Range	Name of Field	Description
128	7-0	CC_APPS	Check code for the AST: the check code shall be the low order bits of the sum of the contents of all the bytes from byte 129 to byte 255, inclusive.
129	7-6	Reserved	
129	5-0	AST Table Length, TL (length - 1)	A 6 bit binary number. TL, specifies the offset of the last application table entry defined in bytes 130-255. TL is valid between 0 (1 entry) and 62 (for a total of 63 entries)
130,131	7-0,7-0	Application Code 0	Definition of first application supported (See Table 37)
Other Table Entries			
130+2*TL 131+2*TL	7-0, 7-0	Application code TL	Definition of last application supported (See Table 34)

Bytes 130 to 256 contain the application code table entries. Bits 5-0 of byte 129 specify the number of entries in the table. Each application listed in the table requires two bytes.

TABLE 34 - APPLICATION CODE STRUCTURE

Low Order Byte								High order Byte							
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
Reserved		Category						Variant							

6.5 Upper Page 02h

Page 02 is optionally provided as user writable EEPROM. The fixed side may read or write this memory for any purpose. If bit 4 of Page 00 byte 129 is set, however,

the first 10 bytes of Table 02h, bytes 128-137 will be used to store the CLEI code for the free side device.

6.6 Upper Page 03h

The upper memory map page 03h contains free side device thresholds, channel thresholds and masks, and optional channel controls. See 6.6.1, 6.6.2 and 6.6.3 for detailed descriptions of their use.

TABLE 35 - UPPER PAGE 03H MEMORY MAP

Byte Address	Description	Type
128-175	Thresholds (48 Bytes)	Read-Only
176-223	Channel Thresholds (48 Bytes)	Read-Only
224-225	Reserved (2 Bytes)	Read-Only
226-239	Vendor Specific Channel Controls (14 Bytes)	Read/Write
240-241	Optional Channel Controls (2 bytes)	Read/Write
242-253	Channel Monitor Masks (12 Bytes)	Read/Write
254-255	Reserved (2 bytes)	Read/Write

6.6.1 Free Side Device and Channel Thresholds

Each monitor value has a corresponding high alarm, low alarm, high warning and low warning threshold. For each monitor that is implemented, high and low alarm thresholds are required. These factory-preset values allow the user to determine when a particular value is outside of normal limits as determined by the free side device manufacturer. It is assumed that these values will vary with different technologies and different implementations. These values are stored in read-only memory in bytes 128-223 of the upper memory page 03h.

TABLE 36 - FREE SIDE DEVICE AND CHANNEL THRESHOLDS

Address	Bytes	Name	Description	PC	AC	AO	SM
128-129	2	Temp High Alarm	MSB at lower byte address	C	C	C	R
130-131	2	Temp Low Alarm	MSB at lower byte address	C	C	C	C
132-133	2	Temp High Warning	MSB at lower byte address	O	O	O	O
134-135	2	Temp Low Warning	MSB at lower byte address	O	O	O	O
136-143	8	Reserved		-	-	-	-
144-145	2	Vcc High Alarm	MSB at lower byte address	C	C	C	C
146-147	2	Vcc Low Alarm	MSB at lower byte address	C	C	C	C
148-149	2	Vcc High Warning	MSB at lower byte address	O	O	O	O
150-151	2	Vcc Low Warning	MSB at lower byte address	O	O	O	O
152-159	8	Reserved		-	-	-	-
160-175	16	Vendor Specific		-	-	-	-
176-177	2	RX Power High Alarm	MSB at lower byte address	C	C	C	C
178-179	2	RX Power Low Alarm	MSB at lower byte address	C	C	C	C
180-181	2	RX Power High Warning	MSB at lower byte address	O	O	O	O
182-183	2	RX Power Low Warning	MSB at lower byte address	O	O	O	O
184-185	2	Tx Bias High Alarm	MSB at lower byte address	C	C	C	C
186-187	2	Tx Bias Low	MSB at lower byte	C	C	C	C

		Alarm	address				
188-189	2	Tx Bias High Warning	MSB at lower byte address	O	O	O	O
190-191	2	Tx Bias Low Warning	MSB at lower byte address	O	O	O	O
192-193	2	Tx PWR High Alarm	MSB at lower byte address	C	C	C	C
194-195	2	Tx PWR Low Alarm	MSB at lower byte address	C	C	C	C
196-197	2	Tx PWR High Warning	MSB at lower byte address	O	O	O	O
198-199	2	Tx PWR Low Warning	MSB at lower byte address	O	O	O	O
200-207	8	Reserved	Reserved thresholds for channel parameter set 4	-	-	-	-
208-223	16	Vendor Specific		-	-	-	-

The values reported in the Alarm and Warning Thresholds area may be typical values at some chosen nominal operating conditions and may be temperature compensated or otherwise adjusted when setting warning and/or alarm flags. Any threshold compensation or adjustment is Vendor Specific and optional. Refer to the vendor's data sheet for use of alarm and warning thresholds.

6.6.2 Optional Channel Controls

Upper Memory Page Control Bits are used to define the optional channel controls.

TABLE 37 - OPTIONAL CHANNEL CONTROLS

Addrs	Bit	Name	Description	PC	AC	AO	SM
226-233	All	Vendor Specific		-	-	-	-
234	7-4	TX1 input equalization	Input equalization levels	O	O	O	O
	3-0	TX2 input equalization	Input equalization levels	O	O	O	O
235	7-4	TX3 input equalization	Input equalization levels	O	O	O	O
	3-0	TX4 input equalization	Input equalization levels	O	O	O	O
236	7-4	RX1 output de-emphasis	Output de-emphasis levels	O	O	O	O
	3-0	RX2 output de-emphasis	Output de-emphasis levels	O	O	O	O
237	7-4	RX3 output de-emphasis	Output de-emphasis levels	O	O	O	O
	3-0	RX4 output de-emphasis	Output de-emphasis levels	O	O	O	O
238	7-4	RX1 output amplitude	Output amplitude levels with no equalization enabled	O	O	O	O
	3-0	RX2 output amplitude	Output amplitude levels with no equalization enabled	O	O	O	O
239	7-4	RX3 output amplitude	Output amplitude levels with no equalization enabled	O	O	O	O
	3-0	RX4 output amplitude	Output amplitude levels with no equalization enabled	O	O	O	O
240	7	Rx4 SQ Disable	Rx Squelch Disable Channel 4 (optional)	O	O	O	O
	6	Rx3 SQ Disable	Rx Squelch Disable Channel 3 (optional)	O	O	O	O

	5	Rx2 SQ Disable	Rx Squelch Disable Channel 2 (optional)	O	O	O	O
	4	Rx1 SQ Disable	Rx Squelch Disable Channel 1 (optional)	O	O	O	O
	3	Tx4 SQ Disable	Tx Squelch Disable Channel 4 (optional)	O	O	O	O
	2	Tx3 SQ Disable	Tx Squelch Disable Channel 3 (optional)	O	O	O	O
	1	Tx2 SQ Disable	Tx Squelch Disable Channel 2 (optional)	O	O	O	O
	0	Tx1 SQ Disable	Tx Squelch Disable Channel 1 (optional)	O	O	O	O
241	7	Rx4 Output Disable	Rx Output Disable channel 4 (optional)	O	O	O	O
	6	Rx3 Output Disable	Rx Output Disable channel 3 (optional)	O	O	O	O
	5	Rx2 Output Disable	Rx Output Disable channel 2 (optional)	O	O	O	O
	4	Rx1 Output Disable	Rx Output Disable channel 1 (optional)	O	O	O	O
	3	Reserved		-	-	-	-
	2	Reserved		-	-	-	-
	1	Reserved		-	-	-	-
	0	Reserved		-	-	-	-

TABLE 38 - OUTPUT AMPLITUDE CONTROL (ADDRESS 238-239)

Code	**Receiver Output Amplitude No Output Equalization**	
	Nominal	Units
1xxx	Reserved	
0111	Reserved	mV(P-P)
0110	Reserved	mV(P-P)
0101	Reserved	mV(P-P)
0100	Reserved	mV(P-P)
0011	600-1200	mV(P-P)
0010	400-800	mV(P-P)
0001	300-600	mV(P-P)
0000	200-400	mV(P-P)

TABLE 39 - INPUT EQUALIZATION (ADDRESS 234-235)

Code	**Transmitter Input Equalization**	
	Nominal	Units
1xxx	Vendor Specific	
0111	7	dB
0110	6	dB
0101	5	dB
0100	4	dB
0011	3	dB
0010	2	dB
0001	1	dB
0000	0	dB

TABLE 40 - OUTPUT DE-EMPHASIS CONTROL (ADDRESS 236-237)

Code	Receiver Output De-emphasis At nominal Output Amplitude	
	Nominal	Units
1xxx	Vendor Specific	
0111	7	dB
0110	6	dB
0101	5	dB
0100	4	dB
0011	3	dB
0010	2	dB
0001	1	dB
0000	0	dB

Squelch and output control functionality is optional. If implemented, squelch and output disable is controlled for each channel using bytes 240 and 241 of page 03h. Writing a '1' in the Squelch Disable register (byte 240, page 03h) disables the squelch for the associated channel. Writing a '1' in the Output Disable register (byte 241, page 03h) squelches the output of the associated channel. When a '1' is written in both registers for a channel, the associated output is disabled. The registers read all '0's upon power-up. All other squelch functionality details are outside the scope of this document.

6.6.3 Channel Monitor Masks

TABLE 41 - CHANNEL MONITOR MASKS

Byte	Bit	Name	Description	PC	AC	AO	SM
242	7	M-Rx1 Power High Alarm	Masking Bit for high RX Power alarm channel 1	C	C	C	C
	6	M-Rx1 Power Low Alarm	Masking Bit for low RX Power alarm channel 1	C	C	C	C
	5	M-Rx1 Power High Warning	Masking Bit for high RX Power warning channel 1	C	C	C	C
	4	M-Rx1 Power Low Warning	Masking Bit for low RX Power warning channel 1	C	C	C	C
	3	M-Rx2 Power High Alarm	Masking Bit for high RX Power alarm channel 2	C	C	C	C
	2	M-Rx2 Power Low Alarm	Masking Bit for low RX Power alarm channel 2	C	C	C	C
	1	M-Rx2 Power High Warning	Masking Bit for high RX Power warning channel 2	C	C	C	C
	0	M-Rx2 Power Low Warning	Masking Bit for low RX Power warning channel 2	C	C	C	C
243	7	M-Rx3 Power High Alarm	Masking Bit for high RX Power alarm channel 3	C	C	C	C
	6	M-Rx3 Power Low Alarm	Masking Bit for low RX Power alarm channel 3	C	C	C	C
	5	M-Rx3 Power High Warning	Masking Bit for high RX Power warning channel 3	C	C	C	C
	4	M-Rx3 Power Low Warning	Masking Bit for low RX Power warning channel 3	C	C	C	C
	3	M-Rx4 Power High Alarm	Masking Bit for high RX Power alarm channel 4	C	C	C	C
	2	M-Rx4 Power Low Alarm	Masking Bit for low RX Power alarm channel 4	C	C	C	C
	1	M-Rx4 Power High Warning	Masking Bit for high RX Power warning channel 4	C	C	C	C
	0	M-Rx4 Power Low Warning	Masking Bit for low RX Power warning channel 4	C	C	C	C
244	7	M-Tx1 Bias High Alarm	Masking Bit for high TX Bias alarm channel 1	C	C	C	C

	6	M-Tx1 Bias Low Alarm	Masking Bit for low TX Bias alarm channel 1	C	C	C	C
	5	M-Tx1 Bias High Warning	Masking Bit for high TX Bias warning channel 1	C	C	C	C
	4	M-Tx1 Bias Low Warning	Masking Bit for low TX Bias warning channel 1	C	C	C	C
	3	M-Tx2 Bias High Alarm	Masking Bit for high TX Bias alarm channel 2	C	C	C	C
	2	M-Tx2 Bias Low Alarm	Masking Bit for low TX Bias alarm channel 2	C	C	C	C
	1	M-Tx2 Bias High Warning	Masking Bit for high TX Bias warning channel 2	C	C	C	C
	0	M-Tx2 Bias Low Warning	Masking Bit for low TX Bias warning channel 2	C	C	C	C
245	7	M-Tx3 Bias High Alarm	Masking Bit for high TX Bias alarm channel 3	C	C	C	C
	6	M-Tx3 Bias Low Alarm	Masking Bit for low TX Bias alarm channel 3	C	C	C	C
	5	M-Tx3 Bias High Warning	Masking Bit for high TX Bias warning channel 3	C	C	C	C
	4	M-Tx3 Bias Low Warning	Masking Bit for low TX Bias warning channel 3	C	C	C	C
	3	M-Tx4 Bias High Alarm	Masking Bit for high TX Bias alarm channel 4	C	C	C	C
	2	M-Tx4 Bias Low Alarm	Masking Bit for low TX Bias alarm channel 4	C	C	C	C
	1	M-Tx4 Bias High Warning	Masking Bit for high TX Bias warning channel 4	C	C	C	C
	0	M-Tx4 Bias Low Warning	Masking Bit for low TX Bias warning channel 4	C	C	C	C
246	7	M-Tx1 PWR High Alarm	Masking Bit for high TX PWR alarm channel 1	C	C	C	C
	6	M-Tx1 PWR Low Alarm	Masking Bit for low TX PWR alarm channel 1	C	C	C	C
	5	M-Tx1 PWR High Warning	Masking Bit for high TX PWR warning channel 1	C	C	C	C
	4	M-Tx1 PWR Low Warning	Masking Bit for low TX PWR warning channel 1	C	C	C	C
	3	M-Tx2 PWR High Alarm	Masking Bit for high TX PWR alarm channel 2	C	C	C	C
	2	M-Tx2 PWR Low Alarm	Masking Bit for low TX PWR alarm channel 2	C	C	C	C
	1	M-Tx2 PWR High Warning	Masking Bit for high TX PWR warning channel 2	C	C	C	C
	0	M-Tx2 PWR Low Warning	Masking Bit for low TX PWR warning channel 2	C	C	C	C
247	7	M-Tx3 PWR High Alarm	Masking Bit for high TX PWR alarm channel 3	C	C	C	C
	6	M-Tx3 PWR Low Alarm	Masking Bit for low TX PWR alarm channel 3	C	C	C	C
	5	M-Tx3 PWR High Warning	Masking Bit for high TX PWR warning channel 3	C	C	C	C
	4	M-Tx3 PWR Low Warning	Masking Bit for low TX PWR warning channel 3	C	C	C	C
	3	M-Tx4 PWR High Alarm	Masking Bit for high TX PWR alarm channel 4	C	C	C	C
	2	M-Tx4 PWR Low Alarm	Masking Bit for low TX PWR alarm channel 4	C	C	C	C
	1	M-Tx4 PWR High Warning	Masking Bit for high TX PWR warning channel 4	C	C	C	C
	0	M-Tx4 PWR Low	Masking Bit for low TX PWR	C	C	C	C

		Warning	warning channel 4				
248-249	All	Reserved	Reserved channel monitor masks set 4	C	C	C	C
250-251	All	Reserved	Reserved channel monitor masks	C	C	C	C
252-253	All	Reserved	Reserved channel monitor masks	C	C	C	C